Cadence has announced the first DDR5 12.8-Gbps MRDIMM Gen2 memory IP subsystem fabricated on TSMC’s N3 (3-nm) process.

A NoC provides a structured and scalable approach to transporting data between the growing number of IP blocks in a chip.