An automated signoff-level full-chip design verification methodology for electrostatic discharge (ESD) protection is established in foundries, integrated device manufacturers (IDMs), and semiconductor ...