Group today released version 5.0 of the specification for interfaces between high-speed memory controllers and physical (PHY) interfaces to support the requirements of future mobile and server memory ...

We have been working with JEDEC for some time to enable us to launch our memory interface IP to coincide with the increase in market demand for DDR4. To meet this schedule, we started to develop ...