In this paper, a low power positive-edge triggered D flip-flop has been presented. The proposed design reduces the power dissipation when the data rate is low. The overall powerdelay product is ...